CS221: Logic Design

Instructors: Dr. Ahmed Shalaby http://bu.edu.eg/staff/ahmedshalaby14# Dr. Fatma Sakr

Digital Fundamentals

CHAPTER 3 Logic Gates

- Inverter Gate
- AND Gate
- NAND Gate
- OR Gate
- NOR Gate
- Exclusive-OR Gate
- Exclusive-NOR Gate


Logic Gates – Inverter




The inverter performs the Boolean **NOT** operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW.


Input	Output	
A	X	
LOW (0) HIGH (1)	HIGH (1) LOW(0)	


The **NOT** operation (complement) is shown with an overbar. Thus, the Boolean expression for an inverter is $X = \overline{A}$.



A group of inverters can be used to form the 1's complement of a binary number: Binary number








Logic Gates – AND





A




The **AND gate** produces a HIGH output when all inputs are HIGH; otherwise, the output is LOW. For a 2-input gate,

the truth table is

Inputs	6 Output
A B	X
0 0	0
0 1	0
1 0	0
1 1	1


The **AND** operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the AND operation is written as $X = A \cdot B$ or X = AB.



The AND operation is used in computer programming as a selective mask. If you want to retain certain bits of a binary number but reset the other bits to 0, you could set a mask with 1's in the position of the retained bits.

If the binary number 10100011 is ANDed with the mask 00001111, what is the result? 00000011

Logic Gates – NAND




The NAND gate produces a LOW output when all inputs are HIGH; otherwise, the output is HIGH. For a 2-input


gate, the truth table is


Inputs	Output	
A B	X	
0 0	1	
0 1	1	
1 0	1	
1 1	0	

The **NAND** operation is shown with a dot between the variables and an overbar covering them. Thus, the NAND operation is written as $X = \overline{A \cdot B}$ (Alternatively, $X = \overline{AB}$.)



The NAND gate is particularly useful because it is a "universal" gate – all other basic gates can be constructed from NAND gates.







All rights reserved.

Logic Gates – OR








The **OR gate** produces a HIGH output if any input is HIGH; if all inputs are LOW, the output is LOW. For a 2-input gate, the truth table is

Inputs		Output	
A	В	X	
0	0	0	
0	1	1	
1	0	1	
1	1	1	

The **OR** operation is shown with a plus sign (+) between the variables. Thus, the OR operation is written as X = A + B.




The OR operation can be used in computer programming to set certain bits of a binary number to 1.



ASCII letters have a 1 in the bit 5 position for lower case letters and a 0 in this position for capitals. (Bit positions are numbered from right to left starting with 0.) What will be the result if you OR an ASCII letter with the 8-bit mask 00100000?

The resulting letter will be lower case.


Logic Gates – NOR



The **NOR gate** produces a LOW output if any input is HIGH; if all inputs are HIGH, the output is LOW. For a 2-input gate, the truth table is

Inputs	Output
A B	X
0 0	1
0 1	0
1 0	0
1 1	0


The **NOR** operation is shown with a plus sign (+) between the variables and an overbar covering them. Thus, the NOR operation is written as $X = \overline{A + B}$.



QUIZ

UCSUM How do you build a two-input NOR gate?

NOR



 $Y = \overline{A + B}$

<u>А</u> 0

0

1

1

В

0

1

0

1


Y

1


0

0

0




Logic Gates – XOR



The **XOR gate** produces a HIGH output only when both inputs are at opposite logic levels. The truth table is

Output	
X	
0	
1	
1	
0	

The **XOR** operation is written as $X = \overline{AB} + A\overline{B}$. Alternatively, it can be written with a circled plus sign between the variables as $X = A \bigoplus B$.




Notice that the XOR gate will produce a HIGH only when exactly one input is HIGH.

If the *A* and *B* waveforms are both inverted for the above waveforms, how is the output affected?

There is no change in the output.


Logic Gates – XNOR



The **XNOR gate** produces a HIGH output only when both inputs are at the same logic level. The truth table is

Inputs		Output	
A	В	X	
0	0	1	
0	1	0	
1	0	0	
1 1		1	

The **XNOR** operation shown as $X = \overline{AB} + AB$. Alternatively, the XNOR operation can be shown with a circled dot between the variables. Thus, it can be shown as $X = A \bigcirc B$.




Notice that the XNOR gate will produce a HIGH when both inputs are the same. This makes it useful for comparison functions.

UCSTON If the *A* waveform is inverted but *B* remains the same, how is the output affected?

The output will be inverted.


Fixed Function Logic


Two major fixed function logic families are TTL and CMOS. A third technology is BiCMOS, which combines the first two. Packaging for fixed function logic is shown.





Fixed Function Logic


Some common gate configurations are shown.
























Fixed Function Logic

Logic symbols show the gates and associated pin numbers.



Fixed Function Logic


Data sheets include limits and conditions set by the manufacturer as well as DC and AC characteristics. For example, some maximum ratings for a 74HC00A are:

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0 V	V
Vin	DC InputVoltage (Referenced to GND)	−0.5 to V _{CC} +0.5 V	V
V _{out}	DC Output Voltage (Referenced to GND)	– 0.5 to V _{CC} +0.5 V	/ V
l _{in}	DC Input Current, per pin	±20	mA
l _{out}	DC Output Current, per pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND pins	±50	mA
Pb	Power Dissipation in Still Air, Plastic or Ceramic DIP +	750	mW
	SOIC Package †	500	
	TSSOP Package †	450	
T _{stg}	Storage Temperature	–65 to + 150	℃°
Т	Lead Temperature, 1 mm from Case for 10 Seconds		⊃°
	Plastic DIP, SOIC, or TSSOP Package	260	
	Ceramic DIP	300	

Logic Gates - Programmable Logic

Programmable Logic

A Programmable Logic Device (PLD) can be programmed to implement logic. There are various technologies available for PLDs. Many use an internal array of AND gates to form logic terms. Many PLDs can be programmed multiple times. A A B B



Logic Gates - Programmable Logic

Programmable Logic

In general, the required logic for a PLD is developed with the aid of a computer. The logic can be entered using a Hardware Description Language (HDL) such as VHDL. Logic can be specified to the HDL as a text file, a schematic diagram, or a state diagram.

Example

A text entry for a programming a PLD in VHDL as a 2-input NAND gate is shown for reference in the following slide. In this case, the inputs and outputs are first specified. Then the signals are described. Although you are probably not familiar with VHDL, you can see that the program is simple to read.

Logic Gates - Programmable Logic

Programmable Logic

entity NandGate is

port(A, B: in bit;

LED: out bit);

end entity NandGate;

architecture GateBehavior of NandGate is


```
signal A, B: bit;
```


begin

```
X <= A nand B;
```


```
LED <= X;
```

end architecture GateBehavior;
















0


1



Y









Α


В











В


Y

A	В	Y	A
0	0	1	0
0	1	0	0
1	0	0	1
1	1	0	1
1 1	0 1	0	1 1

Multiple-Input Logic Gates

NOR3			
A B C		<u>)</u> 0-	Y
C^{-}			
	Y =	A+B-	+C
A	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0


AND3



Y = ABC

A	В	С	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

L



Floyd Digital Fundamentals, 9/e

Logic Gates - Lab

- Breadboard Power Supply.
- Power Source (Battery, PowerBank, Laptop)
- USB Cable (female female)
- LEDs (10 units different colors)
- Resistor (10 units 330 Ohm)
- Jumpers Group of wires
- NAND Gate(00), NOR Gate(02), NOT Gate (04)

Logic Design Lab

Project Lab

- Breadboard
- Logic Gates